History-aware, resource-based dynamic scheduling for heterogeneous multi-core processors

نویسندگان

  • A. Z. Jooya
  • Amirali Baniasadi
  • M. Analoui
چکیده

In this work we introduce a history-aware, resourcebased dynamic (or simply HARD) scheduler for heterogeneous CMPs. HARD relies on recording application resource utilization and throughput to adaptively change cores for applications during runtime. We show that HARD can be configured to achieve both performance and power improvements. We compare HARD to a complexity-based static scheduler and show that HARD outperforms this alternative.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Asymmetry-Aware Scheduling in Heterogeneous Multi-core Architectures

As threads of execution in a multi-programmed computing environment have different characteristics and hardware resource requirements, heterogeneous multi-core processors can achieve higher performance as well as power efficiency than homogeneous multi-core processors. To fully tap into that potential, OS schedulers need to be heterogeneity-aware, so they can match threads to cores according to...

متن کامل

Efficient Virtual Machine Scheduling-policy for Virtualized Heterogeneous Multicore Systems

Heterogeneous multicore processors could be the future trend of processors’ industry due to their performance-power efficiency. In the operating systems domain, A heterogeneity-aware scheduler assigns a thread or an application to an appropriate core to realize this efficiency. Using virtualization technologies enables resource consolidation and achieves effective utilization of resources. Neve...

متن کامل

The PEPPHER Approach to Programmability and Performance Portability for Heterogeneous many-core Architectures

The European FP7 project PEPPHER is addressing programmability and performance portability for current and emerging heterogeneous many-core architectures. As its main idea, the project proposes a multi-level parallel execution model comprised of potentially parallelized components existing in variants suitable for different types of cores, memory configurations, input characteristics, optimizat...

متن کامل

Resource Modeling and Scheduling for Extensible Embedded Platforms

Modern embedded processors have the flexibility of dynamic switching between power operation modes, such as using voltage and frequency scaling. Platforms with heterogeneous processors and reconfigurable buses further extend the energy/timing trade-off flexibility and provide the opportunity to fine tune resource usage for particular applications. This paper gives a resource model for heterogen...

متن کامل

A Cache-aware Thread Scheduling Policy for Multi-core Processors

A modern high-performance multi-core processor has large shared cache memories. However, simultaneously running threads do not always require the entire capacities of the shared caches. Besides, some threads cause severe performance degradation by inter-thread cache conflicts and shortage of capacity on the shared cache. To achieve high performance processing on multi-core processors, effective...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • IET Computers & Digital Techniques

دوره 5  شماره 

صفحات  -

تاریخ انتشار 2011